Abstract: This paper presents a derived SEPIC/ZETA bidirectional converter (BDC) with reduced ripple in the noninverted output voltage. This converter is obtained by the fusion of unidirectional SEPIC and ZETA converters that ensures reduced ripple in the inductor currents. The optimal selection of duty ratio enables the proposed converter to operate either in SEPIC or ZETA mode under forward and reverse power flow. The presence of auxiliary circuit not only reduces the voltage stress on the switches by operating under zero voltage switching condition but also provides isolation between the input and the output ports. The operational principle and the stability of the proposed SEPIC/ZETA BDC have been analyzed under different modes of operation. To validate the performance of the proposed converter, the implementation is carried out using a field programmable gate array (FPGA)-based digital controlled prototype model.
Introduction
Bilateral power flow between two DC sources is obtained by means of a single circuit termed a bidirectional DC-DC converter. It ensures the reverse direction of current flow, thereby maintaining the voltage polarity at both ends of the converter. As this provides a compact structure, it has been widely used in many renewable and nonrenewable applications such as telecom loads, personal computers, and uninterrupted power supply [1] [2] [3] [4] . The bidirectional DC-DC converter can be derived from basic converter topologies such as buck-boost, Cuk, SEPIC, ZETA, buck, boost, fly-back, half-bridge, full-bridge, and DC-DC converters with interleaved techniques [5] [6] [7] [8] . The half-bridge and the full-bridge converters provide the high voltage gain, but the cost associated with them increases and complexity arises under closed loop operations. Though the fly-back bidirectional converter (BDC) provides high gain, it is used only in low power applications as the stress in the switches is increased [9] [10] [11] . To increase the voltage gain of the converter with an interleaved technique and to reduce the ripple currents, large number of inductors and capacitors are used, which in turn drastically increases the cost. A wide range of voltage conversion is not possible in buck, boost, buck-boost, Cuk, SEPIC, and ZETA converters [12, 13] . The conventional BDC shown in Figure 1a consists of two switches, M 1 and M 2 , along with voltage source V S , smoothing capacitor C 1 , high frequency capacitor C 2 , and load resistor R o . The high frequency capacitor acts as an energy buffer. Depending upon the availability of the load requirement, the conventional converter is capable of operating either in step-up mode or in step-down mode. Thus, it ensures the above two different modes of operation. Synchronous rectification is not possible to achieve a soft switching condition in the conventional converter due to the lack of auxiliary components. Hence, the switching losses are increased and the efficiency is thereby reduced. The proposed SEPIC/ZETA BDC overcomes this drawback as it comprises the components of the SEPIC and ZETA unidirectional converter. It does not involve any interleaved technique to limit the ripple currents [14] [15] [16] [17] , but it uses the auxiliary circuit with switches and the inductor to provide the bypass path for the power flow between the input and the output ports. This provides the soft switching condition of all the switches involved in the circuit, irrespective of the power flow directions [18] [19] [20] [21] .
In this paper, the performance of the derived SEPIC/ZETA BDC is analyzed in detail. The performance of the proposed converter is also analyzed in different modes by varying the duty ratio of the pulse width modulation (PWM) generated using a field programmable gate array (FPGA) besides providing the detailed stability analysis of the SEPIC/ZETA BDC under different operating modes. Since there is no fixed hardware structure, an FPGA-based digital controlled PWM scheme is used and it is programmable according to the user applications. The FPGA-based digital controller is promising from the view point of low cost, integrated design tools, speed, flexibility, simplified design, and reduced circuit area when compared to PIC controllers. The data are processed according to VHDL code in the FPGA. It is most suitable for applications in time-critical systems. However, the FPGA is programmed to process large amounts of data within a few clock cycles. In this work, the high switching frequency of 100 kHz is used, which generates noise and oscillations using PIC controllers. To address this issue, the FPGA-based control scheme is preferred, in which the processor for user specific hardware functions is implemented in a single integrated circuit. Moreover, it provides the real deterministic behavior. In the proposed converter there is a transition from one mode of operation to the other mode. Because of the flexibility in its feature, the computation can be easily executed within a short period of time. Thus, the FPGA-based digital controller performs well under steady state and transient state conditions. It helps the user control the hardware because of its great flexibility. It has a very good scalability, i.e. any modification and upgradation in the system design can be done just by changing the code on the FPGA. The working principle and the operation of the proposed BDC are presented in detail in the following sections.
Analysis of derived SEPIC/ZETA bidirectional converter
The proposed SEPIC/ZETA topology consists of two circuits, namely the main circuit and the auxiliary circuit. The main circuit comprises two switches M 1 and M 2 , two inductors L 1 and L 2 , and two capacitors C 1 and C 2 . The bidirectional power flow is achieved by means of the auxiliary circuit, which comprises two switches M 3 and M 4 and the inductor L a . The auxiliary circuit is also used to achieve the soft switching operation [22] .
The schematic representation of the SEPIC/ZETA BDC is shown in Figure 1b .
During SEPIC operation M 1 acts as the main switch and active rectification is achieved by M 2 . Similarly, during ZETA mode the switching operations are reversed. The proposed circuit operates at a high frequency of 100 kHz. In both SEPIC and ZETA modes of operation, each switching cycle T consists of three switching states.
Switching state 1 (t 0 -t 1 ): Figure 2a shows the equivalent circuit during switching state 1, in which switch M 1 alone is in ON state and the other switches are turned OFF. At instant t 0 , the currents flowing through the inductors are given as:
Switching state 2 (t 1 -t 2 ): In this state M 2 is turned ON and the remaining switches are turned OFF. The equivalent circuit diagram in this state is shown in Figure 2b .
At the instant t 1 , the currents flowing through the inductors are expressed as:
Switching state 3 (t 2 -t 3 ) : In this state only auxiliary switches M 3 and M 4 conduct. The equivalent circuit diagram in this state is given in Figure 2c .
At instant t 2 , the currents flowing through the inductors are expressed as:
By taking the average of the currents flowing through inductors L 1 and L 2 , the voltage conversion ratio is given as:
where d 1 and d 2 represent the duty cycle under various modes of operation. As the proposed converter is capable of operating in SEPIC and ZETA modes, it can either step-up or step-down the voltage. The SEPIC mode is called the forward mode of operation while the ZETA mode is called the reverse mode of operation. The switching waveforms corresponding to SEPIC and ZETA modes of operation are shown in Figure 3 . Eqs. (8)- (11) are related to the operation of SEPIC step-up and SEPIC step-down modes.
In the step-up mode of operation duty cycle d 2 is assumed to be minimum.
Similarly, under step-down condition, duty cycle d 1 is assumed to be minimum.
The equations corresponding to ZETA step-up and ZETA step-down modes of operation are given as follows.
In step-up mode of operation duty cycle d 1 is assumed to be minimum.
Similarly, under step-down condition, duty cycle d 2 is assumed to be minimum.
Thus, duty cycle plays a major role in determining the operating modes of the proposed converter. 
Stability analysis of SEPIC/ZETA bidirectional converter
To evaluate the stability under different modes of operation, the transfer function of the SEPIC/ZETA BDC has been derived. In order to derive the transfer function of the proposed converter, the converter components are assumed to be ideal and lossless and also the converter operates in the continuous conduction mode (CCM). 
The operating equations obtained during the d 2 T state are given as:
The operating equations obtained during the d 3 T state are expressed as:
Equations (1)- (6) and (12)- (17) are used to determine the average of the state equations over an entire switching cycle. After introducing the perturbation to the defined state variables, AC and DC quantities are equated. Neglecting the second order AC quantities, the Laplace transformation for the AC equations is derived to obtain the small signal model in matrix form. The corresponding equation is expressed as follows.
The inverse matrix is calculated and the converter transfer function is obtained by solving the matrix. Thus, the dynamic model of the transfer function under SEPIC mode of operation with respect to the duty cycle is derived as:
where:
) .
Similarly, the transfer function of the ZETA converter is obtained as:
where ω and Q correspond to the angular frequency and the quality factor.
The stability of the converter when operating in SEPIC and ZETA modes under step-up and step-down operations is analyzed using a Bode plot and root locus plot as shown in Figures 4 and 5 , respectively. The Bode plot is used to determine frequency response of a system by using a phase angle curve of 1+jω . The root locus is the plot in which poles and zeros of the transfer function are plotted on the S-plane (σ +jω plane) and used to predict the performance of the entire system. The horizontal axis is the real part of the S-plane and the vertical axis is the imaginary part of the S-plane. From Figures 4 and 5, it is observed that the SEPIC mode of operation remains unstable as the gain is negative in the Bode plot and the poles lie on the right-hand side of the S-plane in the root locus plot. Similarly, the ZETA mode of operation remains stable as the gain is positive in the Bode plot and poles lie on the left-hand side of the S-plane in the root locus plot.
Analysis of switching stress for zero voltage switching
The proposed SEPIC/ZETA BDC has soft switching features because of the effect of small inductor L a on the auxiliary current path. This inductor induces voltage commutation between switches on the auxiliary current path, thereby achieving soft commutation in all switches. The voltage stresses seen across the switching devices are simply given by:
Zero voltage switching (ZVS) of switches M 1 and M 2 is achieved using the reflected load inductor current. Therefore, the amount of energy stored in inductors L 1 and L 2 plays a major role in achieving the ZVS turn ON of the switches. ZVS of switch M 1 is achieved only when the following condition is satisfied:
Under this condition, the auxiliary inductor current is negative. However, ZVS operation fails if the inductor current is larger in magnitude than the primary current. Then the ZVS condition becomes:
The power losses in the switches are calculated by considering both switching losses and conduction losses.
Results and discussion
Simulation studies have been carried out to evaluate the performance of the proposed converter with power rating of 250 W and 24 V battery charging applications. Experimental results are also provided to confirm the observed simulated results. The parameters of the proposed SEPIC/ZETA BDC are given in Table 1 . 
Simulation results
The simulations were carried out in MATLAB/Simulink to analyze the performance in both forward and reverse power flows. The Simulink model of the SEPIC/ZETA BDC is shown in Figure 6 , in which two batteries are connected in series to provide the required voltage source of 24 V. The required pulse width modulated signal for different modes of operation is generated in the subsystem using a high frequency carrier wave and given to switches M 1 , M 2 , M 3 , and M 4 . The currents flowing through inductors L 1 and L 2 are measured to analyze the different modes of operation. In addition to this, the voltages across two inductors and the two capacitors C 1 and C 2 are measured. In order to analyze the ZVS condition of switches M 1 and M 2 , the currents through these switches and the voltages across these switches are measured. The mean value of the output voltage is measured across the load resistor.
It is observed from the results that the step-up and step-down modes of operation are possible in both forward and reverse power flow conditions. Under forward power flow, i.e. in the SEPIC step-up mode of operation, the input voltage of 24 V is increased to 29.4 V, whereas in step-down operation the same input voltage reduces to 21.3 V, as shown in Figures 7a and 7b , respectively. The corresponding inductor currents in step-up and step-down operation are shown in Figures 8a and 8b , respectively. Under reverse power, i.e. in ZETA step-up mode, the input voltage of 24 V is boosted to 27.03 V. Similarly, in the ZETA step-down mode of operation, the same voltage is reduced to 21 V, as shown in Figures  9a and 9b , respectively. The corresponding inductor currents in step-up and step-down modes are shown in Figures 10a and 10b , respectively. It is also observed that the polarity of the inductor currents in SEPIC and ZETA modes are inverted. ZVS operation is achieved for all the switches involved in the proposed converter using an auxiliary circuit.
Experimental results
A prototype model of the 250 W FPGA-based SEPIC/ZETA BDC was implemented to analyze the performance of bilateral power flow in SEPIC step-up mode and in ZETA step-down mode of operation. Figure 11a shows the layout of the hardware prototype model of the SEPIC/ZETA BDC built using four IRFP460 MOSFETs provided with the necessary isolation and the driver circuit. The driver circuit is built using IR2110. The experimental measurement set-up of the proposed converter is shown in Figure 11b . Figure 12a shows the schematic representation of the electronic control circuit, built using FPGA for hardware implementation. The schematic diagram of the circuit showing the detailed connection of the IR2110 GATE driver circuit is shown in Figure 12b . The required control signals for two different modes of operation were obtained from the XilinxSpartan 3E-100CP132-FPGA. The four I/O lines of the Xilinx-Spartan are used as the PWM output lines. Verilog or VHDL is used to specify the logic at a very high level, such that the necessary PWM control strategy is generated and the corresponding code is embedded in the FPGA. The obtained simulation results are validated using the experimental set-up. Figures 13a and 13b show the generated control signals for switches M 1 , M 2 , M 3 , and M 4 recorded using an Agilent-MSO-6014A digital storage oscilloscope.
In the forward step-up mode of operation, the input voltage of 24 V is increased to 28.8 V and the ripple in the output voltage is measured to be 456 mV, as shown in Figures 14a and 14b , respectively. The current flowing through the inductors is measured using a single phase clamp on a fluke meter (Fluke 60i-110S), as shown in Figures 15a and 15b , respectively. It is observed that the ripple in the inductor currents is reduced. Similarly, in the reverse step-down operation the input voltage of 24 V is decreased to 20.8 V and the ripple in the output voltage is measured to be 250 mV, as shown in Figures 16a and 16b , respectively. The corresponding inductor currents are measured and depicted in Figures 17a and 17b , respectively. The output voltage waveform with the initial transient condition is also observed under the SEPIC stepup mode of operation as shown in Figure 18a . Soft switching is obtained for switches M 1 and M 2 using the auxiliary circuit. Figure 18b shows the ZVS condition for switch M 1 observed during SEPIC step-up operation, in which the voltage across the switch is reduced to zero before the current increases. Table 2 shows the performance parameter comparison between the proposed BDC and the conventional converter in forward and reverse power flow conditions. The power losses for the conventional converter and the proposed SEPIC/ZETA BDC are calculated for various output power and the comparison is shown in Figure  19a . ZVS is achieved for various output powers for the switches in the main circuit. The losses associated with the proposed SEPIC/ZETA BDC are less with increased efficiency and increased voltage gain. The efficiency comparison for different output power with the conventional and the proposed converter is shown Figure 19b . The proposed converter is observed to give maximum efficiency around 93% under the output power of 200 W, whereas the conventional BDC provides efficiency of 90%.
From the above table it is inferred that the ripple in the output voltage and the ripple in the inductor currents are reduced in the derived SEPIC/ZETA BDC when compared with the conventional converter. 
Conclusion
This paper discussed an FPGA-based PWM scheme for a derived SEPIC/ZETA BDC for low power applications. The performance of the proposed converter was analyzed in terms of output voltage, efficiency, stability, ripple in the current flowing through inductors, and the ripple in the voltage across the capacitors in detail under different modes of operation. ZVS was achieved for all the switches using the auxiliary components involved in the circuit to reduce the switching losses. An auxiliary circuit component ensures compact size with reduced cost. Simulations using the MATLAB/Simulink environment were performed to analyze various performance parameters of the proposed converter under step-up and step-down modes of operation. The same simulated results were verified using a suitable experimental set-up based on an FPGA. The proposed converter performs better than the conventional converter in terms of efficiency, power loss, and ripple in the converter components. The analysis provides useful information for the appropriate design of different topologies of BDC for high power applications interfacing with any of the renewable energy sources.
